?
?
?
?
?
?
?
Generation of a 16-bit error detection CRC
Optional 1-byte node address and/or 1-byte length address
Recognition of start pattern in receive mode
Automatic removal of preamble and start pattern in receive mode (payload only in FIFO)
Flagging of received packets with errors or flagging and discard of packets with errors
Filtering of received packets based on address byte - address match only, address byte plus 0x00
broadcast address or address byte plus 0x00 and 0xFF broadcast addresses
New IRQ0 and IRQ1 mapping options
The SPI interface is used with Packet data mode as with Buffered data mode. IRQ0 and IRQ1 mapping is config-
ured in register IRQCFG0D . Bits 7..6 select the signal for IRQ0 in the receive mode. In transmit mode, IRQ0
mapping is set by IRQCFG0E bit 4. IRQCFG0D bits 5..4 select the signal for IRQ1 in the receive mode. Bit 3 se-
lects the IRQ1 signal in transmit mode. The mapping options for Packet data mode are summarized in Table 76
below:
IRQCFG0D bits
7..6
7..6
7..6
7..6
3
3
5..4
5..4
5..4
5..4
3
3
Cfg
00
01
10
11
X
X
00
01
10
11
0
1
State
RX
RX
RX
RX
TX
TX
RX
RX
RX
RX
TX
TX
IRQ
0
0
0
0
0
0
1
1
1
1
1
1
Source
Data_Rdy (CRC OK)
Write_byte (high pulse when received byte written to FIFO)
nFIFOEMPY (low when FIFO is empty)
Start Pattern Detect (ADDRS_cmp = 0)
or Node Address Match (ADDRS_cmp = 1)
FIFO_Int_Tx (FIFO_thres) if Start_Full = 0
nFIFOEMPY if Start_Full = 1
CRC_OK
FIFOFULL
RSSI_IRQ
FIFO_Int_Rx (FIFO_thres)
FIFOFULL
TX_STOP
Table 76
In addition, IRQCFG0E allows several internal FIFO interrupts to be configured. These are summarized in Table
77 below:
IRQCFG0E bits
7
7
6
6
5
5
4
4
3
3
2
2
Cfg
0
1
0
1
0
1
0
1
0
1
1
0
FIFO Control
Start FIFO fill when Start Pattern detected
Control FIFO with bit 6
Stop filling FIFO (if bit 7 is 0, this is Start Pattern Detect)
Start filling FIFO
Transmitting all pending bits in FIFO
All bits in FIFO transmitted
Start transmission when FIFO at or above threshold0
Start transmission if nFIFOEMPY = 1 (not empty)
Disable RSSI interrupt (bit 2)
Enable RSSI interrupt (bit 2)
RF signal ≥ RSSI threshold
RF signal < RSSI Threshold
Table 77
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 58 of 65
TRC103 - 11/29/12
相关PDF资料
DR-TRC105-372-DK DEV KIT TRC105
DR-TRC105-450-EV BOARD EVALUATION 450MHZ RFM RFIC
DR-TXC100-433 BOARD EVALUATION 433MHZ TXC100
DR-WLS1273L-EV KIT EVAL FOR WLS1273L
DR7000-DK 3G DEVELOPMENT KIT 433.92MHZ
DR7001-DK 3G DEVELOPMENT KIT 315 MHZ
DR7003-DK 3G DEVELOPMENT KIT 303.825 MHZ
DR8000-DK 3G DEVELOPMENT KIT 916MHZ
相关代理商/技术参数
DR-TRC103-950-EV 功能描述:BOARD EVALUATION 950MHZ RFM RFIC RoHS:否 类别:RF/IF 和 RFID >> RF 评估和开发套件,板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
DR-TRC104-2400-DK 功能描述:射频开发工具 TRC104 Development Kit 2.4 GHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC104-2400-EV 制造商:RFM 功能描述:BOARD EVALUATION 2.4GHZ RFM RFIC
DR-TRC105-304-DK 功能描述:射频开发工具 TRC105 Development Kit 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC105-304-EV 功能描述:射频开发工具 TRC105 Evaluation Board 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC105-315-DK 功能描述:射频开发工具 TRC105 Development Kit 310-319 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC105-315-EV 功能描述:射频开发工具 TRC105 Evaluation Board 310-319 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC105-345-DK 功能描述:射频开发工具 TRC105 Development Kit 342-348 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V